Szczegóły publikacji
Opis bibliograficzny
Designing method of compact $n-to-2^{n}$ decoders / Ireneusz BRZOZOWSKI, Łukasz Zachara, Andrzej KOS // International Journal of Electronics and Telecommunications ; ISSN 2081-8491. — Tytuł poprz.: Kwartalnik Elektroniki i Telekomunikacji = Electronics and Telecommunications Quarterly. — 2013 — vol. 59 no. 4, s. 405–413. — Bibliogr. s. 413, Abstr.
Autorzy (3)
Słowa kluczowe
Dane bibliometryczne
| ID BaDAP | 79840 |
|---|---|
| Data dodania do BaDAP | 2014-02-24 |
| Rok publikacji | 2013 |
| Typ publikacji | artykuł w czasopiśmie |
| Otwarty dostęp |  |
| Czasopismo/seria | International Journal of Electronics and Telecommunications |
Abstract
What decoder is, everyone knows. The paper presents fast and efficient method of layouts design of n-to-2ⁿ -lines decoders. Two scenarios of layout arrangement are proposed and described. Based on a few building blocks only, especially prepared, and appropriate procedure of their placement, a decoder of any size can be build. Layouts of all needed fundamental blocks were designed in CMOS technology, as standard library. Moreover, some important parameters, such area, power dissipation and delay, were assessed and compared for decoders designed with proposed method and traditional. Power consumption were considered under extended model, which takes into account changes of input vectors, not only switching activity factor. All designs were done in UMC 180 CMOS technology.