Szczegóły publikacji

Opis bibliograficzny

Power system impedance tracking using sliding, finite memory complex recursive least squares / Dariusz BORKOWSKI // W: SPA 2013 : Signal Processing : Algorithms, Architectures, Arrangements, and Applications : Poznań, 26–28th September 2013 : conference proceedings / IEEE The Institute of Electrical and Electronics Engineers Inc. Region 8 – Europe, Middle East and Africa. Poland Section. Chapters Signal Processing, Circuits and Systems, Poznań University of Technology. Faculty of Computing. Chair of Control and System Engineering. Division of Signal Processing and Electronic Systems. — Poznań : PUT, [2013]. — ISBN: 978-83-62065-15-8; e-ISBN: 978-83-62065-17-2. — S. 78–81. — Bibliogr. s. 81, Abstr.

Autor

Słowa kluczowe

non invasive identificationsliding estimationpower systemutility impedance trackingrecursive least squares

Dane bibliometryczne

ID BaDAP76389
Data dodania do BaDAP2013-10-07
Rok publikacji2013
Typ publikacjimateriały konferencyjne (aut.)
Otwarty dostęptak
KonferencjaSignal Processing Algorithms, Architectures, Arrangements, and Applications 2013

Abstract

An efficient implementation of the method for tracking time varying power system impedance is presented in the paper. This noninvasive method uses only voltage and current waveforms recorded at the point of common coupling. It does not use any additional disturbance sources. The base of the method is least squares algorithm performing computations in complex space using phasors of voltage and current. In order to allow for tracking time varying impedance the algorithm uses finite memory. A two stage, recursive realization is proposed in order to keep computing requirements as low as possible.

Publikacje, które mogą Cię zainteresować

artykuł
#80698Data dodania: 19.3.2014
Power grid impedance tracking with uncertainty estimation using two stage weighted least squares / Dariusz BORKOWSKI, Szymon BARCZENTEWICZ // Metrology and Measurement Systems : quarterly of Polish Academy of Sciences ; ISSN 2080-9050. — Tytuł poprz.: Metrologia i Systemy Pomiarowe ; ISSN: 0860-8229. — 2014 — vol. 21 no. 1, s. 99–110. — Bibliogr. s. 109–110, Abstr.
fragment książki
#78914Data dodania: 21.1.2014
Compliance verification of the phasor estimation based on Bertocco-Yoshida Interpolated DFT with leakage correction / Szymon BARCZENTEWICZ, Dariusz BORKOWSKI, Krzysztof DUDA // W: SPA 2013 : Signal Processing : Algorithms, Architectures, Arrangements, and Applications : Poznań, 26–28th September 2013 : conference proceedings / IEEE The Institute of Electrical and Electronics Engineers Inc. Region 8 – Europe, Middle East and Africa. Poland Section. Chapters Signal Processing, Circuits and Systems, Poznań University of Technology. Faculty of Computing. Chair of Control and System Engineering. Division of Signal Processing and Electronic Systems. — Poznań : PUT, [2013]. — ISBN: 978-83-62065-15-8; e-ISBN: 978-83-62065-17-2. — S. 61–64. — Bibliogr. s. 64, Abstr.