Szczegóły publikacji

Opis bibliograficzny

Digitally assisted neural recording and spike detection multichannel integrated circuit designed in 180 nm CMOS technology / Piotr KMON // Microelectronics Journal ; ISSN 0026-2692. — 2014 — vol. 45 iss. 9 spec. iss., s. 1187–1193. — Bibliogr. s. 1193, Abstr. — MIXDES 2013 : June 2013, Gdynia, Poland

Autor

Słowa kluczowe

biomedical signalsactivity detectionmulti-channel ASIC

Dane bibliometryczne

ID BaDAP84404
Data dodania do BaDAP2014-10-10
Tekst źródłowyURL
DOI10.1016/j.mejo.2014.04.031
Rok publikacji2014
Typ publikacjireferat w czasopiśmie
Otwarty dostęptak
Czasopismo/seriaMicroelectronics Journal

Abstract

This paper presents design and measurement results of an integrated circuit dedicated to recording and detecting a wide range of biomedical signals. The chip is designed in 180 nm CMOS technology and occupies 1.5 x 1.5 mm(2). It consists of 8 channels responsible for amplification, filtration and detection of biomedical signals. In order to satisfy the requirements of a wide range of neurobiological experiments, the main parameters of a single recording channel, such as voltage gain, frequency band, voltage offset and threshold detection, are controlled independently by on-chip digital registers. The recording part is divided into two separate channels, i.e. an Action Potential (AP) stage and a Local Field Potential (LFP) stage. The voltage gain of the AP and LFP stages can be switched between 55.7/50.3 dB and 50.3/45.1 dB respectively. Corner frequencies of a particular stage can be digitally controlled in a wide range, i.e. the upper cut-off frequency can be changed in the 20 Hz-2 kHz (LFP stage) while the lower cut-off frequency can be tuned at the 120 mHz-3 kHz (LFP and AP stage). The upper cut-off frequency of the AP stage is equal to 6.9 kHz. In addition, the area of the analog part of the recording channel is 0.04 mm(2). A single recording channel is supplied from +/- 0.9 V and consumes about 4.8 mu W of power while the Input Referred Noise is equal to 6.2 mu V resulting in 4.92 of Noise Efficiency Factor (NEF). (C) 2014 Elsevier Ltd. All rights reserved.

Publikacje, które mogą Cię zainteresować

fragment książki
#74663Data dodania: 9.9.2013
NRSD8 – Neural Recording ans Spike Detection multichannel integrated circuit designed in 180nm CMOS technology / Piotr KMON // W: MIXDES 2013 : mixed design of integrated circuits and systems : Gdynia, June 20–22, 2013 : book of abstracts of the 20th international conference / ed. Andrzej Napieralski. — [Łódź : Łódź University of Technology. Department of Microelectronics and Computer Science], cop. 2013. — Opis wg okł. — ISBN: 978-836357801-5. — S. 71. — Abstr. — Pełny tekst W: Mixdes 2013 [Dokument elektroniczny] : Mixed Design of Integrated Circuits and Systems : proceedings of the 20th international conference : Gdynia, Poland, 20–22 June 2013 / ed. Andrzej Napieralski. — Wersja do Windows. — Dane tekstowe. — [Łódź : University of Technology. Department of Microelectronics and Computer Science], cop. 2013. — 1 dysk optyczny. — S. 255–258. — Wymagania systemowe: Adobe Acrobat Reader ; napęd CD-ROM. Tytuł przejęto ze s. tyt. — Bibliogr. s. 258, Abstr. — ISBN 978-83-63578-00-8
artykuł
#55540Data dodania: 30.12.2010
Analogue multiplexer for neural application in 180 nm CMOS technology — Analogowy multiplekser w technologii CMOS 180 nm do obsługi sieci neuronowych / Mirosław ŻOŁĄDŹ // Przegląd Elektrotechniczny = Electrical Review / Stowarzyszenie Elektryków Polskich ; ISSN 0033-2097. — 2010 — R. 68 nr 11a, s. 256–259. — Bibliogr. s. 259, Abstr., Streszcz.