Szczegóły publikacji
Opis bibliograficzny
Efficient hardware implementation of the Horn-Schunck algorithm for high-resolution real-time dense optical flow sensor / Mateusz KOMORKIEWICZ, Tomasz KRYJAK, Marek GORGOŃ // Sensors [Dokument elektroniczny]. — Czasopismo elektroniczne ; ISSN 1424-8220. — 2014 — vol. 14 iss. 2, s. 2860–2891. — Tryb dostępu: http://www.mdpi.com/1424-8220/14/2/2860/pdf [2014-05-15]. — Bibliogr. s. 2888–2891, Abstr. — Publikacja dostępna online od: 2014-02-12
Autorzy (3)
Słowa kluczowe
Dane bibliometryczne
| ID BaDAP | 80299 |
|---|---|
| Data dodania do BaDAP | 2014-03-04 |
| DOI | 10.3390/s140202860 |
| Rok publikacji | 2014 |
| Typ publikacji | artykuł w czasopiśmie |
| Otwarty dostęp |  |
| Creative Commons | |
| Czasopismo/seria | Sensors |
Abstract
This article presents an efficient hardware implementation of the Horn-Schunck algorithm that can be used in an embedded optical flow sensor. An architecture is proposed, that realises the iterative Horn-Schunck algorithm in a pipelined manner. This modification allows to achieve data throughput of 175 MPixels/s and makes processing of Full HD video stream (1, 920 x 1, 080 @ 60 fps) possible. The structure of the optical flow module as well as pre- and post-filtering blocks and a flow reliability computation unit is described in details. Three versions of optical flow modules, with different numerical precision, working frequency and obtained results accuracy are proposed. The errors caused by switching from floating- to fixed-point computations are also evaluated. The described architecture was tested on popular sequences from an optical flow dataset of the Middlebury University. It achieves state-of-the-art results among hardware implementations of single scale methods. The designed fixed-point architecture achieves performance of 418 GOPS with power efficiency of 34 GOPS/W. The proposed floating-point module achieves 103 GFLOPS, with power efficiency of 24 GFLOPS/W. Moreover, a 100 times speedup compared to a modern CPU with SIMD support is reported. A complete, working vision system realized on Xilinx VC707 evaluation board is also presented. It is able to compute optical flow for Full HD video stream received from an HDMI camera in real-time. The obtained results prove that FPGA devices are an ideal platform for embedded vision systems.
